This website requires JavaScript.
Explore
Help
Sign In
benie
/
1u_dual_vca
Watch
1
Star
0
Fork
0
You've already forked 1u_dual_vca
Code
Issues
Pull Requests
Releases
Wiki
Activity
8
Commits
1
Branch
0
Tags
e17d5d92fbde668f53866dc2a1472b040c0ebf61
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Kenneth Benzie (Benie)
e17d5d92fb
Fix mistake in channel two output buffer
2020-06-22 10:29:13 +01:00
.gitignore
Add ignore file
2019-06-16 17:35:45 +01:00
1u dual vca panel.brd
Add front panel board design
2019-07-05 01:03:58 +01:00
1u dual vca panel.sch
Add front panel board design
2019-07-05 01:03:58 +01:00
1u dual vca.brd
Fix mistake in channel two output buffer
2020-06-22 10:29:13 +01:00
1u dual vca.sch
Fix mistake in channel two output buffer
2020-06-22 10:29:13 +01:00
DESCRIPTION
Add jacks to schematic and add to layout
2019-06-16 17:42:52 +01:00
eagle.epf
Fix mistake in channel two output buffer
2020-06-22 10:29:13 +01:00
Description
6hp tile providing two VCA circuits each with three jacks from left to right; IN, CV, OUT.
812
KiB
Languages
Eagle
100%
